

FIG. 1










FIG. 4









FIG. 7



Memory 205 clock TP3 **CK2**, 204 circuit Delay TP2 206 FIG. 8 **Processing** CK1 Processing section section 202 LSB0 203 LSB1 TP0 TP0 Test patten Generation section 201 CK2

FIG. 9

1 1




FIG. 10






FIG. 11





Memory clock 205 207a 207b **TP3** CK4 204 TP2 TP1 207 FIG. 13 Processing Processing section section CK1 LSB0 LSB1 202 203 P0 TP0 Test patten Generation 201 section

FIG. 14




FIG. 15




FIG. 16





FIG. 17






FIG. 19 <del>ر</del> DOUT CK2 611 CK1

FIG. 20





FIG. 21






FIG. 23





FIG. 24



Memory 105 clock **TP3** 104 TP2 106 TP1 Latch FIG. 25  $\Omega$ Second test pattern generation section generation section est pattern First t 102 101 103 CK2

FIG. 26




FIG. 27

